Abstract-High-power light-emitting diodes (LEDs) having properties of high luminous efficacy and long life span are becoming a major light source for general illumination. To fully utilize the advantages of LED in lighting applications, the offline power supply that drives the LED should possess the following features: high efficiency, long life span, high input power factor, and (COC). In this paper, high efficiency is achieved by using a minimal power processing (MPP) configuration. Near perfect power factor correction (PFC) is achieved by a simple dual-output discontinuous-conduction-mode (DCM) pulse-width-modulated (PWM) front-end converter. One output of the front-end converter is connected to the LED load using a control switch. The other output is connected directly to a dc storage capacitor cascaded with a downstream DCM PWM converter driving the same LED load to achieve COC driving. The power flow is controlled to achieve the required MPP that can also reduce the storage capacitance by balancing only the ac input ripple power and the dc output power without power recycling. Thus, the design requires no electrolytic capacitor, hence extending the system life span. The achievement of input PFC, MPP, and COC requires design tradeoff among design freedom, ease of control and component count. LED drivers having all these properties are developed, designed, and tested.
supply that drives the LED should be of high efficiency and long life span, and having high input power factor and delivering constant output current (COC) [1] . The requirements of power factor correction (PFC) and COC necessitate the use of an energy storage capacitor for handling the imbalance between the input ripple power at double line frequency and the output constant power, with minimal power processing (MPP) [2] [3] [4] . To make the life span of the LED driver comparable with the LEDs, the use of a high charge density but relatively shorter life span electrolytic capacitor should be avoided.
An important design aspect of LED drivers is the multiple design goals and their tradeoffs. Specifically, the charge storage capacitance can be reduced either by operating it at a higher voltage with the same power storage or relaxing the requirement of input power factor and/or the output current regulation with reduced power storage. A single-stage design can hardly avoid the use of large storage capacitance [1] , [5] due to the low degree of freedom in optimizing input PFC, COC, MPP and the reduction of charge storage capacitor. An integrated multiple-stage design allows the storage capacitor to be isolated from the LED load and at the same time permits the use of smaller capacitance at the expense of a higher capacitor voltage ripple. However, an integrated multiple-stage converter may have low overall conversion efficiency [1] . By allowing the controls of MPP, PFC, and COC to be less precise, other converter constraints can be optimized and the use of a shared switch can be achieved [6] , [7] . However, such implementation also incurs higher output current ripple, which reduces the life span of the LEDs being driven. Given the importance of lighting applications and their huge power consumption, high power factor and efficiency are still the crucial design factors.
The two-independent-stage configuration shown in Fig. 1 (a) can achieve better input PFC, COC, and efficiency, compared to other integrated configurations [1] , [8] [9] [10] . In this design, a front-end PFC converter is cascaded with a dc-dc regulator, with a storage capacitor buffering the power imbalance. It is, thus, a 2-power-stage (2-PS) converter. The overall efficiency η α is simply the product of the average efficiency η 1 of the PFC converter and that of the dc-dc converter η 2 , i.e., The two-stage design can be optimized for MPP by directly forwarding power to the load, and the ripple power is compensated by connecting the output with a bidirectional converter and a capacitor storage [11] [12] [13] [14] [15] , as shown in Fig. 1(b) . In this type of 2-PS with MPP design, the best overall efficiency is
where
π is the maximum portion of power directly delivered to the load by the PFC stage, η 2 f and η 2 b are the efficiencies of the forward and backward power conversions of the bidirectional converter, respectively. The number of effective power processing stages of the converter shown in Fig. 1(b) , denoted by n, can be determined from an energy-flow-path analysis [16] . Specifically, for the 2-PS configuration, if the efficiency of each stage is identically η i , then η α = η n α i and n = n α = 2. Similarly, for the 2-PS with MPP configuration, (2) becomes
Another power flow optimized 2-PS design with MPP is shown in Fig. 1(c) , which uses a PFC stage with dual outputs.
One output directly delivers power to the load, and the other output delivers power to the charge storage capacitor. The charge stored in the capacitor is converted to the load via a power converter. The maximum overall efficiency is
Thus, we have n = n χ,min = 1.32. In this way, based on the energy-flow-path analysis, a converter can generally be identified as an n-PS converter for a unified topological comparison. The parallel PFC converters described in [17] [18] [19] [20] have been targeted for PFC regulator applications with no consideration of LED driving requirements. The basic concept, however, is applicable to LED drivers [21] [22] [23] [24] . A specific example of an n χ,min -PS converter was reported by Chen and Hui [21] . In this paper, an efficient offline LED driver based on the structure shown in Fig. 1(c) is developed, achieving input PFC, COC, the smallest number of power processing stages with n = 1.32, i.e., an n χ,min -PS converter, and without electrolytic capacitor. The charge storage capacitor can be minimized using a tighter yet simple control technique to forward only the necessary power. Detailed comparison of existing topologies for LED drivers will be given in Section II. Our proposed LED driver will be described in Section III, implemented in Section IV, and evaluated in Section V. Finally, Section VI concludes the paper.
II. COMPARISON OF LED DRIVERS
The 2-PS offline LED driver can be designed with the desired properties of the absence of electrolytic capacitor, high input power factor, and constant current output [8] [9] [10] . However, in terms of efficiency, it is a 2-PS converter, and in terms of the number of active switches, it needs at least two. Improvement on efficiency has been proposed by adopting an n β -PS design [13] [14] [15] and n χ -PS design [21] , [22] with the number of active switches increased to three. On the other hand, the number of active switches can be reduced by integrating the stages at the expense of compromising input power factor or output regulation. However, these integrated two-stage LED drivers [6] , [7] are still 2-PS designs that have no topological advantage in improving efficiency. In this section, we will compare the offline LED drivers in terms of 1) design without an electrolytic capacitor; 2) driver and control complexity; 3) losses due to parasitic elements. A summary is given in Table I .
A. Capacitance Reduction
The 2-PS LED driver can readily achieve a design without an electrolytic capacitor, thanks to the storage capacitor being isolated from the input power factor and output current regulation. The storage capacitance can be further reduced if the input power factor can be compromised by allowing third-order harmonics [9] or the COC is controlled with pulse-width-modulated (PWM) dimming and/or bilevel dimming [10] . The n β -PS and n χ -PS offline LED drivers can retain similar merits of the twostage design for the reduction of the storage capacitance. Moreover, the output capacitance in parallel with the LED string can [8] [9] [10] ISD [6] , [7] n β -PS [13] [14] [15] n χ -PS [21] , [22] Topological number of processing stages 2 2 Key: * verified in [9] ; # verified in [10] ; ISD denotes integrated stage design.
be used solely for removing converter switching ripples, and is, therefore, relatively small. Due to the limited control freedom of a single switch in the integrated two-stage LED driver, double line-frequency ripple power cannot be completely eliminated at the output. Instead, the ripple power may be mitigated by designing the storage capacitor with a higher voltage or larger capacitance [6] , making it harder to eliminate the electrolytic capacitor. Moreover, to achieve better output current regulation, the extra output current control in [7] may cause unstable converter operation. Also, without the extra control freedom provided by more active switches such as in 2-PS, n β -PS design, or n χ -PS design, control techniques like third-order harmonics injection [9] and PWM dimming and/or bilevel dimming [10] are not applicable.
B. Driver and Control Complexities
The single-switch integrated two-stage offline LED drivers have the lowest complexity in terms of active switch driving and control. For some specific applications, where the input voltage range is narrow and some double line-frequency ripple output currents are allowed, they have the lowest cost and size.
The control of two to three active switches in 2-PS, n β -PS design, and n χ -PS design is more complicated. Efforts have been made to remove one active switch for the n χ -PS design [23] , [24] . However, either the input power factor or output current regulation must be significantly compromised.
Compared with 2-PS offline LED drivers, the n β -PS design described in [13] [14] [15] requires an extra sensor for its output current loop, and the n χ -PS design described in [21] , [22] requires an extra line voltage sensor for the timing control of charging and discharging of the storage capacitor.
C. Losses Due to Parasitic Elements
In general, the efficiency of various types of offline LED drivers can be compared in terms of the value of n in an n-PS configuration by using the energy-flow-path analysis [16] . However, different configurations may involve different sets of parasitic elements that may incur extra power losses. Efforts have been made to minimize such losses. Specifically, the energy stored in the leakage inductance of the integrated configuration described in [6] has been recycled to the storage capacitor, the energy stored in the leakage inductance of the n χ -PS design in [21] can be recycled via the one-stage power path and is dissipated in the two-stage power path, and the energy stored in the leakage inductance of the n χ -PS design in [22] is completely dissipated.
III. LED DRIVER ARCHITECTURE
In this section, a single-phase LED driver architecture with PFC and COC is developed using the n χ,min -PS design shown in Fig. 1(c) . The first stage PFC converter can be chosen from some simple nonisolated PWM converters, as shown in Fig. 2 , some of which have pulsating current source (PCS) outputs [26] . Among these topologies, the buck PFC converter shown in Fig. 2 (a) cannot sink input current when the rectified line voltage is lower than the output voltage, leading to a lower power factor. The boost PFC converter shown in Fig. 2 (b) and its bridgeless versions as shown in Fig. 2(d) and (e) are widely implemented in high-power applications, operating in continuous conduction mode. When operating in discontinuous conduction mode (DCM), the average input current of the boost PFC converter, like the buck converter, depends on both the input and output voltages. Thus, the input resistance at constant duty cycle varies with the input-to-output voltage ratio, degrading the PFC performance. In contrast, the DCM operated buck-boost PFC converter shown in Fig. 2 (c) and its isolated version, i.e., flyback PFC converter, are suitable for low-power applications with an automatic PFC function and a simple duty cycle control, eliminating the need for line current sensors.
The PFC converters shown in Fig. 2(b) -(e) can be readily modified by adding an extra diode for each extra output to form multiple-output converters. Specifically, the output of inductor L m can be regarded as a PCS that is connected to each output using a diode as a passive switch. The proportion of power flowing to each output can be controlled with one or more active switch(es), as explained in Section IV.
At the input side, the line voltage v in and power factor corrected current i in with line angular frequency ω are v in = V m sin ωt, and (5)
The output power of PCS is given by which is simply a summation of a dc power p dc and a secondorder ac power p 2ω given by
The 2-PS LED driver, shown in Fig. 1(a) , can be implemented with a single output PCS by using one of the topologies given in 2(b) -(e), and its block diagram can be redrawn as shown in Fig. 3(a) . Here, the output power p PCS from PCS flows to C s via Path 1. The downstream dc-dc converter is controlled to deliver p dc via path 2. Capacitor C s stores power when p PCS > p dc and releases power when p PCS < p dc . The power waveforms are given in Fig. 3(b) . Obviously, the power is processed twice with efficiency given by (1).
To minimize repeated power processing, the n χ -PS design shown in Fig. 1(c) is implemented using a two-output PCS. The additional output provides a direct power flow path from PCS to the LED load. Two typical designs are presented in Fig. 4(a) and (b). For the design of Fig. 4(a) , a smaller capacitance C s can be used due to its higher operating voltage. Furthermore, an extra power flow switch is connected between one output terminal of the PCS and the lower voltage output terminal, i.e., C f in Fig. 4(a) and C s in Fig. 4(b) . Fig. 4(c) Using the block diagrams shown in Fig. 4 , two families of the n χ -PS design can be synthesized as shown in Fig. 5 for low output voltage applications and in Fig. 6 for high output voltage applications. The structure shown in Fig. 5(a) has been used in electric vehicle charging as a three-level quasi-two-stage single-phase PFC converter [27] .
IV. IMPLEMENTATION OF n χ -PS LED DRIVER
This section describes the implementation of a low-power and small-charge-storage-capacitance LED driver based on the circuit shown in Fig. 5(b) . The details of this nonisolated LED drivers are shown in Fig. 7(a) . The PFC stage is a buck-boost converter that provides two outputs. The averaged voltage of the storage capacitor C s from one of its directly connected output is fed back for control [21] . Inductor L m , operating in DCM, provides a native input unity power factor as long as the voltage loop is slow enough to keep the duty cycle of the main switch Q m constant within a line period. The second stage is a commonanode buck converter with a small current filtering capacitor C f . The inductor L f of this buck converter also operates in DCM such that diode D buck is zero-current turned off. The output current sensed by a small resistor R sense will be regulated by the combined action of Q byp and Q buck to fullfil the desired COC requirement and the power flow condition to be described in the next section.
Comparing with a topologically similar implementation reported in Valipour et al. [23] , although one less switch is used, it has less design freedom and cannot be programmed to achieve the desired power flow. On the other hand, the design of Chen and Hui [21] has a higher power density, thanks to the use of a single integrated transformer. However, the control of power flow is complicated due to the time-multiplex control of two pairs of switches for charging and discharging of the mutual inductor of the flyback transformer and the need for maintaining DCM operation simultaneously. Furthermore, the control adopted in [21] for distinguishing the operating modes during charging and discharging of the charge storage capacitor as shown in Figs. 4(c) or 7(b) is achieved by comparing the rectified input line voltage and its averaged value. The precision of this approach depends on the assumption of lossless power conversion and requires sensing the input line voltage. 
A. Control Strategy With Carrier Disposition
A novel control strategy based on carrier disposition is proposed here as shown in Fig. 8(a) . Compared with the control strategy of the traditional two-stage LED driver, only one extra comparator for Q byp is needed. In this modulation scheme, a single sawtooth carrier is added to three independent dcbiased voltages to form three falling-edge synchronized sawtooth waveforms, i.e., v tr 1 , v tr 2p , and v tr 2n . The modulation signal v m 1 shown in Fig. 8(a) is compared with v tr 1 to generate the driving signal for switch Q m . Switches Q buck and Q byp are controlled in a coordinated manner. For simplicity, the lowest value of v tr 2p and the highest value of v tr 2n are fixed at 0 V. When v m 2 is negative, it is compared with v tr 2n to generate the on-off driving signal for Q byp , and at the same time Q buck stays open. When v m 2 is positive, it is compared with v tr 2p to generate the on-off driving signal for Q buck , and at the same time Q byp is kept closed.
Four possible operating states can be identified depending on the voltage level of v m 2 as shown in Fig. 8(b) . Fig. 9(a) : The duty cycle of Q byp is lower than that of Q m . The combined switch of D byp and Q byp is masked by D byp , which is off. The energy from PCS is fully stored in C s .
1) State 1, as shown in
2) State 2, as shown in Fig. 9(b) : The duty cycle of Q byp is larger than that of Q m , and Q byp is turned off before i Lm falls to zero. The current from PCS first flows to the output load and later to the charge storage capacitor. The time duration of the current pulse from PCS to C s decreases as v m 2 increases.
3) State 3, as shown in Fig. 9(c) : The value of v m 2 is still negative. Q byp is turned off after i Lm falls to zero. The time duration of the current pulse from PCS to C s decreases to zero upon further increase in v m 2 . Fig. 9(d) : The value of v m 2 becomes positive. Q byp is kept closed to maximize the power transfer from PCS directly to the load. Meanwhile, any increase in v m 2 will increase the duty cycle of Q buck , which delivers more power from C s to the output load.
4) State 4, as shown in
As observed from Fig. 8(b) , the total output current (i D b y p and i L f ) increases with increasing v m 2 in states 2 and 4, and is kept unchanged in states 1 and 3. As a result, the output current can be controlled using the output v m 2 of controller 2 and the error current (I o ref − i o fb ) . As the output current does not change in states 1 and 3, when a fast controller is used, the output transient response can be analyzed without consideration of states 1 and 3. Detailed analysis of states 2 and 4 will be performed in the following sections.
B. Analysis of Charging Operation in State 2
In this subsection, we consider the charging operation of the buck-boost PFC converter. With a given input power P in , the steady-state duty cycle of Q m is given by where V m is the amplitude of the line voltage in (5) and f s is the switching frequency. The peak value of the PFC inductor current i L m is a function of time given by
The time-domain analysis of the charging operation is presented in Fig. 10 . The period between t 1 and t 5 in Fig. 10(a) is divided into four subintervals. . The transferred energy to the output can be calculated as
3) [t 3 , t 4 ] as shown in Fig. 10(d Fig. 11 . Detailed circuit diagram of the control circuit. Since double line frequency ripple is significant for electrolytic-capacitor-less design, a notch filter is used for better rejection of the double line frequency ripple.
and the peak energy of inductor L m at t = t 2 can be calculated with (11) as
Substituting (10) into (14), it has
As long as e pk L m ≥ e ld (16) the inductor can provide sufficient energy for load consumption, and can charge the capacitor C s with the excess energy in State 2. Condition (16) is also applicable during transient of load switching, i.e., P in = P o η , where η is the measured efficiency at steady state.
C. Analysis of Discharging Operation in State 4
When e pk L m < e ld , the circuit is in state 4, as shown in Fig. 9(d) , discharging the energy from capacitor C s to the load. The buck-boost PFC converter and the DCM buck converter are delivering power to the load in parallel.
The energy provided by the buck-boost PFC converter, e pk L m , can be calculated from (14) . Within a switching period, the energy difference can be calculated as e gap = e ld − e pk L m (17) and the energy provided by the DCM buck converter is given by
Consequently, using the proposed control with D buck as the control variable, the energy difference can be nullified, i.e., e buck = e gap .
V. VERIFICATION
An experimental prototype is constructed according to the control circuit given in Fig. 11 and the parameter values given in Table II . A photograph of the main circuit board is shown in Fig. 12 . Fig. 13(a) shows the measured input and output waveforms of the converter. High input power factor and constant output dc driving current are achieved. Fig. 13(b) shows the measured control waveforms of the converter, demonstrating smooth transition of power splitting using the carrier disposition technique. Fig. 13(c) and (d) show the enlarged waveforms during state 2 of Fig. 7(a) ] are given in Fig. 17 . A loss breakdown of the proposed LED driver and its two-stage counterpart is given in Table III .
VI. CONCLUSION
In this paper, an LED offline driver is designed based on a minimum power processing structure. The LED driver is chosen from a family of converters having input PFC and output controlled dc constant current. The LED driver is designed with a control using the technique of carrier disposition for seamless splitting of the input power into two paths. An optimal portion of the input power goes to the dc output and the rest to a storage buffering path connected to the dc output. Since the storage capacitor is operated at a much higher voltage than the output voltage, a small nonelectrolytic capacitor can be used. The design of the LED driver has been verified experimentally.
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